GPCE 2017
Mon 23 - Tue 24 October 2017 Vancouver, Canada
co-located with SPLASH 2017
Mon 23 Oct 2017 15:55 - 16:20 at Regency A - Types Chair(s): Shigeru Chiba

Reflective supertype information (RSI) is useful for many instrumentation-based dynamic analyses on the Java Virtual Machine (JVM). On the one hand, while such information can be obtained when performing the instrumentation within the same JVM process executing the instrumented program, in-process instrumentation severely limits the code coverage of the analysis. On the other hand, performing the instrumentation in a separate process can achieve full code coverage, but complete RSI is generally not available, often requiring expensive runtime checks in the instrumented program. Providing accurate and complete RSI in the instrumentation process is challenging because of dynamic class loading and classloader namespaces.
In this paper, we present a novel technique to accurately reify complete RSI in a separate instrumentation process.
We implement our technique in the dynamic analysis framework DiSL and evaluate it on a task profiler, achieving speedups of up to 45% for an analysis with full code coverage.

http://dl.acm.org/authorize?N47298
this URL might only work when visiting from a http://www.sigplan.org/ URL.

Mon 23 Oct

gpce-2017
15:30 - 17:00: GPCE 2017 - Types at Regency A
Chair(s): Shigeru ChibaUniversity of Tokyo, Japan
gpce-201715:30 - 15:55
Talk
Travis CarlsonUniversity of Minnesota, USA, Eric Van WykUniversity of Minnesota, USA
DOI Authorizer link
gpce-201715:55 - 16:20
Talk
Andrea RosàUniversity of Lugano, Switzerland, Eduardo RosalesUniversity of Lugano, Switzerland, Walter BinderUniversity of Lugano, Switzerland
DOI Authorizer link
gpce-201716:20 - 16:45
Talk
David PearceVictoria University of Wellington, New Zealand
DOI Authorizer link