ICOOOLPS 2017
Sun 18 - Fri 23 June 2017 Barcelona, Spain
co-located with ECOOP 2017
VenueUniversitat Politècnica de Catalunya
Room nameVertex WS208
Floor0
Room number208
Capacity60
Room InformationNo extra information available
Program

You're viewing the program in a time zone which is different from your device's time zone change time zone

Sun 18 Jun

Displayed time zone: Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna change

09:00 - 10:30
09:00
10m
Talk
Introduction
ECOOP Doctoral Symposium

09:10
20m
Talk
Lightning talks
ECOOP Doctoral Symposium

09:30
30m
Talk
Scaling Up Automated Verification: A Case Study and A Formalization IDE for Building High Integrity Software
ECOOP Doctoral Symposium
Daniel Welch Clemson University
10:00
30m
Talk
Enabling Modular Verification of Concurrent Programs
ECOOP Doctoral Symposium
11:00 - 12:30
11:00
30m
Talk
Invited Talk: The Story of WALA at Watson and Beyond
ECOOP Doctoral Symposium
Julian Dolby IBM Thomas J. Watson Research Center
11:30
30m
Talk
Analysis and Verification of Rich Typestate Properties for Complex Programs
ECOOP Doctoral Symposium
12:00
30m
Talk
Efficient Run-Times for Sound Gradual Typing
ECOOP Doctoral Symposium
13:30 - 15:00
13:30
30m
Talk
Invited Talk: What Lies Beyond a PhD
ECOOP Doctoral Symposium
Sarah Nadi University of Alberta
14:00
30m
Talk
Verifiable, reusable, yet useful conditioning
ECOOP Doctoral Symposium
Praveen Narayanan Indiana University, USA
14:30
30m
Talk
Improving Warmup in Meta-Traced Virtual Machines
ECOOP Doctoral Symposium
Jasper Schulz King's College London
15:30 - 17:50
15:30
30m
Talk
Compilation of Stream Programs for Heterogeneous Architectures
ECOOP Doctoral Symposium
16:00
30m
Talk
Introspective Intrusion Detection for Popular Software Platforms
ECOOP Doctoral Symposium
16:30
30m
Talk
Privacy-aware operator placement
ECOOP Doctoral Symposium
17:00
40m
Talk
How to get your Ph.D. DONE
ECOOP Doctoral Symposium
Eric Jul University of Oslo
17:40
10m
Talk
Round up by the academic panel
ECOOP Doctoral Symposium

Tue 20 Jun

Displayed time zone: Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna change

11:00 - 12:30
Morning SessionPMLDC at Vertex WS208
11:00
60m
Talk
Edge Compute: The First 5000 Years
PMLDC
12:00
30m
Talk
On the Design of Distributed Programming Models
PMLDC
Christopher Meiklejohn Université catholique de Louvain
File Attached
14:00 - 15:30
Afternoon SessionPMLDC at Vertex WS208
14:00
30m
Talk
Monotonicity Types for Distributed Dataflow
PMLDC
Kevin Clancy , Heather Miller Ecole Polytechnique Federale de Lausanne
File Attached
14:30
30m
Talk
Multi-view data types for scalable concurrency in the multi-core era
PMLDC
Deepthi Devaki Akkoorath , José Brandão , Annette Bieniusa Technischen Universität Kaiserslautern, Carlos Baquero HASLab/INESC TEC & University of Minho
File Attached
15:00
30m
Talk
The Single-Writer Principle in CRDT Composition
PMLDC
Vitor Enes , Paulo Sérgio Almeida , Carlos Baquero HASLab/INESC TEC & University of Minho
File Attached

Wed 21 Jun

Displayed time zone: Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna change

09:00 - 09:15
09:00
15m
Day opening
Opening
LCTES

09:15 - 10:15
Keynote 1LCTES at Vertex WS208
Chair(s): Zili Shao The Hong Kong Polytechnic University
09:15
60m
Talk
Static Analysis for Improving Software Performance, Safety and Security
LCTES
Jingling Xue UNSW Australia
10:50 - 12:30
Session 1: Compiler Optimization for Embedded SystemsLCTES at Vertex WS208
Chair(s): Yi Wang Shenzhen University
10:50
25m
Talk
AOT Vs. JIT: Impact of Profile Data on Code Quality
LCTES
April W. Wade University of Kansas, Prasad Kulkarni University of Kansas, Michael Jantz University of Tennessee
11:15
25m
Talk
Adaptive Optimization for OpenCL Programs on Embedded Heterogeneous Systems
LCTES
Ben Taylor Lancaster University, UK, Vicent Sanz Marco Lancaster University, Zheng Wang Lancaster University
11:40
25m
Talk
Auto-Vectorization for Image Processing DSLs
LCTES
Oliver Reiche Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Christof Kobylko , Frank Hannig Friedrich-Alexander University Erlangen-Nürnberg (FAU), Jürgen Teich
12:05
25m
Talk
Dynamic Translation of Structured Loads/Stores and Register Mapping for Architectures with SIMD Extensions
LCTES
Sheng-Yu Fu , Ding-Yong Hong Institute of Information Science, Academia Sinica, Ping Yu Department of Computer Science and Information Engineering, National Taiwan University, Jan-Jan Wu Institute of Information Science, Academia Sinica, Wei-Chung Hsu Dept. Computer Science & Information Engineering, National Taiwan University
15:30 - 17:10
Session 2: Abstraction, Modelling and Scheduling for IoT and Embedded SystemsLCTES at Vertex WS208
Chair(s): Bernhard Scholz University of Sydney, Australia
15:30
25m
Talk
Optimal Functional Unit Assignment and Voltage Selection for Pipelined MPSoC with Guaranteed Probability on Time Performance
LCTES
Weiwen Jiang Chongqing University, Edwin Sha Chongqing University, Qingfeng Zhuge Chongqing University, China, Hailiang Dong Chongqing University, Xianzhang Chen Chongqing University
15:55
25m
Talk
Integrated IoT Programming with Selective Abstraction
LCTES
Gyeongmin Lee POSTECH, Seonyeong Heo POSTECH, Bongjun Kim POSTECH, Jong Kim POSTECH, Hanjun Kim POSTECH
16:20
25m
Talk
Efficient SMT-based LTL Model Checking of Clock Constraint Specification Language for Real-Time and Embedded Systems
LCTES
Min Zhang East China Normal University, Yunhui Ying
16:45
25m
Talk
Integrating Task Scheduling and Cache Locking for Multicore Real-time Embedded Systems
LCTES
Wenguang Zheng , Hui Wu University of New South Wales, Australia, Chuanyao Nie The University of New South Wales

Thu 22 Jun

Displayed time zone: Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna change

09:00 - 10:00
Keynote 2LCTES at Vertex WS208
Chair(s): Vijay Nagarajan University of Edinburgh, UK
09:00
60m
Talk
Design versus Performance: From Giotto via the Embedded Machine to Selfie
LCTES
Christoph Kirsch University of Salzburg
File Attached
10:30 - 12:10
Session 3: Non-Volatile Memory/Processor and RTOSLCTES at Vertex WS208
Chair(s): Hanjun Kim POSTECH
10:30
25m
Talk
Towards Memory-Efficient Processing-in-Memory Architecture for Convolutional Neural Networks
LCTES
Yi Wang Shenzhen University, Mingxu Zhang Shenzhen University, Jing Yang Harbin Institute of Technology
10:55
25m
Talk
Unified nvTCAM and sTCAM Architecture for Improving Packet Matching Performance
LCTES
Xianzhong Ding Shandong University, Zhiyong Zhang Shandong University, Zhiping Jia Shandong University, Lei Ju Shandong University, Mengying Zhao Shandong University, Huawei Huang The University of Aizu
11:20
25m
Talk
A Lightweight Progress Maximization Scheduler for Non-Volatile Processor Under Unstable Energy Harvesting
LCTES
Chen Pan , Mimi Xie Oklahoma State University, Yongpan Liu Tsinghua University, Yanzhi Wang Syracuse University, Jason Xue City University of Hong Kong, China, Yiran Chen University of Pittsburgh, Jingtong Hu Oklahoma State University
11:45
25m
Talk
OSEK-V: Application-Specific RTOS Instantiation in Hardware
LCTES
Christian Dietrich , Daniel Lohmann Friedrich-Alexander-Universität, Germany

Fri 23 Jun

Displayed time zone: Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna change

09:00 - 10:00
Graal: High Performance Compilation for Managed LanguagesPLDI Tutorials at Vertex WS208
09:00
60m
Other
Graal: High Performance Compilation for Managed Languages
PLDI Tutorials
10:30 - 12:10
Graal: High Performance Compilation for Managed Languages (cont'd)PLDI Tutorials at Vertex WS208
10:30
1h40m
Other
Graal: High Performance Compilation for Managed Languages
PLDI Tutorials

Sun 18 Jun

Displayed time zone: Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna change

Tue 20 Jun

Displayed time zone: Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna change

Room9:003010:003011:003012:003013:003014:003015:003016:003017:0030
Vertex WS208

Wed 21 Jun

Displayed time zone: Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna change

Thu 22 Jun

Displayed time zone: Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna change

Fri 23 Jun

Displayed time zone: Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna change