GraphIt to CUDA compiler in 2021 LOC: A case for high-performance DSL implementation via staging with BuilDSL (CGO 2022 - Main Conference) - CGO 2022

Write a Blog >>

Sat 2 - Wed 6 April 2022

Who

Ajay Brahmakshatriya, Saman Amarasinghe

Track

CGO 2022 Main Conference

Time Zone

The program is currently displayed in (GMT-04:00) Eastern Time (US & Canada).

Use conference time zone: (GMT-04:00) Eastern Time (US & Canada)Select other time zone

The GMT offsets shown reflect the offsets at the moment of the conference.

Time Band

By setting a time band, the program will dim events that are outside this time window. This is useful for (virtual) conferences with a continuous program (with repeated sessions).
The time band will also limit the events that are included in the personal iCalendar subscription service.

Display full programSpecify a time band

When

Mon 4 Apr 2022 12:50 - 13:05 - Session #3: Domain-Specific Compilation Chair(s): Tobias Grosser

Link to Publication

https://whova.com/portal/webapp/ppopp_202204/Agenda/2239120

Ajay Brahmakshatriya

Massachusetts Institute of Technology

United States

Saman Amarasinghe

Massachusetts Institute of Technology

Time Zone

The program is currently displayed in (GMT-04:00) Eastern Time (US & Canada).

Use conference time zone: (GMT-04:00) Eastern Time (US & Canada)Select other time zone

The GMT offsets shown reflect the offsets at the moment of the conference.

Time Band

By setting a time band, the program will dim events that are outside this time window. This is useful for (virtual) conferences with a continuous program (with repeated sessions).
The time band will also limit the events that are included in the personal iCalendar subscription service.

Display full programSpecify a time band

Session Program

Mon 4 Apr
Displayed time zone: Eastern Time (US & Canada) change

	12:50 - 13:35	Session #3: Domain-Specific CompilationMain Conference Chair(s): Tobias Grosser University of Edinburgh

	12:50 15m Talk		GraphIt to CUDA compiler in 2021 LOC: A case for high-performance DSL implementation via staging with BuilDSL Main Conference Ajay Brahmakshatriya Massachusetts Institute of Technology, Saman Amarasinghe Massachusetts Institute of Technology Link to publication
	13:05 15m Talk		A Compiler for Sound Floating-Point Computations using Affine Arithmetic Main Conference Joao Rivera ETH Zurich, Franz Franchetti Carnegie Mellon University, Markus Püschel ETH Zurich Link to publication
	13:20 15m Talk		Aggregate Update Problem for Multi-Clocked Dataflow Languages Main Conference Hannes Kallwies University of Lübeck, Martin Leucker University of Lübeck, Daniel Thorma University of Lübeck, Torben Scheffel University of Lübeck, Malte Schmitz University of Lübeck Link to publication