RaTrace: Simple and Efficient Abstractions for BVH Ray Traversal Algorithms
In order to achieve the highest possible performance, the ray traversal and intersection routines at the core of every high-performance ray tracer are usually hand-coded, heavily optimized, and implemented separately for each hardware platform—even though they share most of their
algorithmic core. The results are implementations that heavily mix algorithmic aspects with hardware and implementation details, making the code non-portable and difficult to change
In this paper, we present a new approach that offers the ability to define in a functional language a set of conceptual, high-level language abstractions that are optimized away by a special compiler in order to maximize performance. Using this abstraction mechanism we separate a generic ray traversal and intersection algorithm from its low-level aspects that are specific to the target hardware. We demonstrate that our code is not only significantly more flexible, simpler to write, and more concise but also that the compiled results perform as well as state-of-the-art implementations on any of the tested CPU and GPU platforms.
this URL might only work when visiting from a http://www.sigplan.org/ URL.
Tue 24 Oct Times are displayed in time zone: (GMT-07:00) Tijuana, Baja California change
|10:30 - 10:55|
|DOI Authorizer link Media Attached|
|10:55 - 11:20|
Reducing Calling Convention Overhead in Object-Oriented Programming on Embedded ARM Thumb-2 PlatformsDOI Authorizer link
|11:20 - 11:45|
Arsène Pérard-GayotSaarland University, Germany, Martin WeierBonn-Rhein-Sieg University of Applied Sciences, Germany, Richard MembarthDFKI, Germany, Philipp SlusallekDFKI, Germany, Roland LeißaSaarland University, Germany, Sebastian HackSaarland University, GermanyDOI Authorizer link
|11:45 - 12:00|
Adilla SusungiMINES ParisTech, France, Norman A. RinkTU Dresden, Germany, Jeronimo CastrillonTU Dresden, Germany, Immo HuismannTU Dresden, Germany, Albert CohenInria, France / ENS, France, Claude TadonkiMINES ParisTech, France, Jörg StillerTU Dresden, Germany, Jochen FröhlichTU Dresden, GermanyDOI Authorizer link