Registered user since Sun 17 Mar 2019

Name:Beyazit Yalcinkaya
Country:Turkey
Affiliation:Middle East Technical University

Contributions

FormaliSE 2019 Author of Clock Reduction in Timed Automata while Preserving Design Parameters within the FormaliSE 2019-track