• Sign in
  • Sign up
conf.researchr.org / Suhas Vittal
  • HPCA/CGO/PPoPP/CC 2026 profile

Not registered as user

Name:Suhas Vittal
Affiliation:Georgia Tech

Contributions

2026

HPCA

  • Committee Member in Program Committee
  • Author of BARD: Reducing Write Latency of DDR5 Memory by Exploiting Bank-Parallelism within the Main Conference-track
Share
xFri 16 Oct 18:57
using conf.researchr.org (v1.76.1)
Support page
Sign Up