• Sign in
  • Sign up
conf.researchr.org / Vera Pantelic
  • ESEC/FSE 2020 profile
  • ETAPS 2019 profile

Not registered as user yet

Name: Vera Pantelic

Contributions

ESEC/FSE 2020 Author of Change Impact Analysis in Simulink Designs of Embedded Systems within the Industry Papers-track
FASE 2019 Author of SL2SF: Refactoring Simulink to Stateflow within the FASE 2019-track

Share
xThu 25 Feb 03:33
using conf.researchr.org (v1.42.1)
Support page
Sign Up