The Janus Triad: Exploiting Parallelism through Dynamic Binary Modification
We present a unified approach for exploiting thread-level, data-level, and memory-level parallelism through a same-ISA dynamic binary modifier guided by static binary analysis.
A static binary analyser first examines an executable and determines the operations required to extract parallelism at runtime, encoding them as a series of rewrite rules that a dynamic binary modifier uses to perform binary transformation.
We demonstrate this framework by exploiting three different kinds of parallelism to perform automatic vectorisation, software prefetching, and automatic parallelisation together on legacy application binaries.
Software prefetch insertion alone achieves an average speedup of 1.2x, comparing favourably with an automatic compiler pass.
Automatic vectorisation brings speedups of 2.7x on the TSVC benchmarks, significantly beating a compiler approach for some workloads.
Finally, combining prefetching, vectorisation, and parallelisation realises a speedup of 3.8x on a representative application loop.
Sun 14 AprDisplayed time zone: Eastern Time (US & Canada) change
13:30 - 15:35
|Cross-ISA Machine Instrumentation Using Fast and Scalable Dynamic Binary Translation
|The Janus Triad: Exploiting Parallelism through Dynamic Binary Modification
|Mitigating JIT Compilation Latency in Virtual Execution Environments
|ScissorGC: Scalable and Efficient Compaction for Java Full Garbage Collection
|Stochastic Resource Allocation