PLARCH 2023
Sat 17 Jun 2023
Orlando, Florida, United States
co-located with
PLDI 2023
Toggle navigation
Attending
Venue: Orlando World Center Marriott
Program
PLARCH Program
Your Program
Sat 17 Jun
Track/Call
Organization
PLARCH 2023 Committees
Track Committees
Organizing Committee
Program Committee
Contributors
People Index
Search
Series
Sign in
Sign up
PLDI 2023
(
series
) /
PLARCH 2023 (
series
) /
Orlando World Center Marriott
/
Room information: Magnolia 4
Venue
Orlando World Center Marriott
Room name
Magnolia 4
Room Information
No extra information available
Program
Detailed Table
Session Timeline
Detailed Timeline
Program Display Configuration
Time Zone
The program is currently displayed in
(GMT-04:00) Eastern Time (US & Canada)
.
Use conference time zone: (GMT-04:00) Eastern Time (US & Canada)
Select other time zone
(GMT-12:00) AoE (Anywhere On Earth)
(GMT-11:00) Midway Island, Samoa
(GMT-09:00) Hawaii-Aleutian
(GMT-10:00) Hawaii
(GMT-09:30) Marquesas Islands
(GMT-09:00) Gambier Islands
(GMT-08:00) Alaska
(GMT-07:00) Tijuana, Baja California
(GMT-08:00) Pitcairn Islands
(GMT-07:00) Pacific Time (US & Canada)
(GMT-06:00) Mountain Time (US & Canada)
(GMT-06:00) Chihuahua, La Paz, Mazatlan
(GMT-07:00) Arizona
(GMT-06:00) Saskatchewan, Central America
(GMT-05:00) Guadalajara, Mexico City, Monterrey
(GMT-06:00) Easter Island
(GMT-05:00) Central Time (US & Canada)
(GMT-04:00) Eastern Time (US & Canada)
(GMT-04:00) Cuba
(GMT-05:00) Bogota, Lima, Quito, Rio Branco
(GMT-04:00) Caracas
(GMT-04:00) Santiago
(GMT-04:00) La Paz
(GMT-03:00) Faukland Islands
(GMT-04:00) Manaus, Amazonas, Brazil
(GMT-03:00) Atlantic Time (Goose Bay)
(GMT-03:00) Atlantic Time (Canada)
(GMT-02:30) Newfoundland
(GMT-03:00) UTC-3
(GMT-03:00) Montevideo
(GMT-02:00) Miquelon, St. Pierre
(GMT-02:00) Greenland
(GMT-03:00) Buenos Aires
(GMT-03:00) Brasilia, Distrito Federal, Brazil
(GMT-02:00) Mid-Atlantic
(GMT-01:00) Cape Verde Is.
(GMT) Azores
(UTC) Coordinated Universal Time
(GMT+01:00) Belfast
(GMT+01:00) Dublin
(GMT+01:00) Lisbon
(GMT+01:00) London
(GMT) Monrovia, Reykjavik
(GMT+02:00) Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna
(GMT+02:00) Belgrade, Bratislava, Budapest, Ljubljana, Prague
(GMT+02:00) Brussels, Copenhagen, Madrid, Paris
(GMT+01:00) West Central Africa
(GMT+02:00) Windhoek
(GMT+03:00) Athens
(GMT+03:00) Beirut
(GMT+02:00) Cairo
(GMT+03:00) Gaza
(GMT+02:00) Harare, Pretoria
(GMT+03:00) Jerusalem
(GMT+03:00) Minsk
(GMT+03:00) Syria
(GMT+03:00) Moscow, St. Petersburg, Volgograd
(GMT+03:00) Nairobi
(GMT+03:30) Tehran
(GMT+04:00) Abu Dhabi, Muscat
(GMT+04:00) Yerevan
(GMT+04:30) Kabul
(GMT+05:00) Ekaterinburg
(GMT+05:00) Tashkent
(GMT+05:30) Chennai, Kolkata, Mumbai, New Delhi
(GMT+05:45) Kathmandu
(GMT+06:00) Astana, Dhaka
(GMT+07:00) Novosibirsk
(GMT+06:30) Yangon (Rangoon)
(GMT+07:00) Bangkok, Hanoi, Jakarta
(GMT+07:00) Krasnoyarsk
(GMT+08:00) Beijing, Chongqing, Hong Kong, Urumqi
(GMT+08:00) Irkutsk, Ulaan Bataar
(GMT+08:00) Perth
(GMT+08:45) Eucla
(GMT+09:00) Osaka, Sapporo, Tokyo
(GMT+09:00) Seoul
(GMT+09:00) Yakutsk
(GMT+09:30) Adelaide
(GMT+09:30) Darwin
(GMT+10:00) Brisbane
(GMT+10:00) Hobart
(GMT+10:00) Vladivostok
(GMT+10:30) Lord Howe Island
(GMT+11:00) Solomon Is., New Caledonia
(GMT+11:00) Magadan
(GMT+11:00) Norfolk Island
(GMT+12:00) Anadyr, Kamchatka
(GMT+12:00) Auckland, Wellington
(GMT+12:00) Fiji, Kamchatka, Marshall Is.
(GMT+12:45) Chatham Islands
(GMT+13:00) Nuku'alofa
(GMT+14:00) Kiritimati
The GMT offsets shown reflect the offsets
at the moment of the conference
.
Time Band
By setting a time band, the program will dim events that are outside this time window. This is useful for (virtual) conferences with a continuous program (with repeated sessions).
The time band will also limit the events that are included in the personal iCalendar subscription service.
Display full program
Specify a time band
-
Save
×
You're viewing the program in a time zone which is different from your device's time zone
change time zone
Sat 17 Jun
Displayed time zone:
Eastern Time (US & Canada)
change
09:00 - 11:00
PLARCH: Session 1
PLARCH 2023
at
Magnolia 4
Chair(s):
Adam Chlipala
Massachusetts Institute of Technology
#plarch-sat-magnolia4
09:00
15m
Talk
Goals for a modern ISA specification
PLARCH 2023
Alastair Reid
Arm Ltd
09:25
15m
Talk
Generate Compilers from Hardware Models!
PLARCH 2023
Gus Henry Smith
University of Washington
,
Benjamin Kushigian
University of Washington
,
Vishal Canumalla
University of Washington
,
Andrew Cheung
University of Washington
,
René Just
University of Washington
,
Zachary Tatlock
University of Washington
09:40
10m
Talk
Semi-Automated Translation of a Formal ISA Specification to Hardware
PLARCH 2023
Harlan Kringen
UC Santa Barbara
,
Zachary Sisco
UC Santa Barbara
,
Jonathan Balkind
UC Santa Barbara
,
Timothy Sherwood
University of California at Santa Barbara
,
Ben Hardekopf
University of California at Santa Barbara
File Attached
10:00
15m
Talk
Leakage models are a leaky abstraction: the case for cycle-level verification of constant-time cryptography
PLARCH 2023
Anish Athalye
MIT
,
M. Frans Kaashoek
Massachusetts Institute of Technology, USA
,
Nickolai Zeldovich
Massachusetts Institute of Technology, USA
,
Joseph Tassarotti
NYU
Pre-print
10:15
15m
Talk
Hardware-Software Codesign for Mitigating Spectre
PLARCH 2023
Nicholas Mosier
Stanford University
,
Kate Eselius
Stanford University
,
Hamed Nemati
Stanford University, CISPA Helmholtz Center for Information Security
,
John C. Mitchell
Stanford University
,
Caroline Trippel
Stanford University
File Attached
10:30
15m
Talk
Hardware Verification of Timing Side Channel Freedom in the Spectre Era
PLARCH 2023
Stella Lau
MIT CSAIL
,
Thomas Bourgeat
MIT CSAIL
,
Clément Pit-Claudel
EPFL
,
Adam Chlipala
Massachusetts Institute of Technology
11:20 - 12:30
PLARCH: Session 2
PLARCH 2023
at
Magnolia 4
Chair(s):
Mengjia Yan
MIT
#plarch-sat-magnolia4
11:20
10m
Talk
Tags: A Framework for Distributed Event Ordering
PLARCH 2023
Paul Mure
Stanford University
,
Nathan Zhang
Stanford University
,
Caroline Trippel
Stanford University
,
Kunle Olukotun
Stanford University
11:30
15m
Talk
Stellar: A DSL to Build and Explore Sparse Accelerators
PLARCH 2023
Hasan Genc
UC Berkeley
,
Hansung Kim
University of California, Berkeley
,
Prashanth Ganesh
University of California, Berkeley
,
Yakun Sophia Shao
University of California, Berkeley
11:45
15m
Talk
PEak: A Single Source of Truth for Hardware Design and Verification
PLARCH 2023
Caleb Donovick
Stanford University
,
Ross Daly
Stanford University, USA
,
Jackson Melchert
Stanford University
,
Leonard Truong
Stanford University
,
Priyanka Raina
Stanford University
,
Pat Hanrahan
Stanford University, USA
,
Clark Barrett
Stanford University
12:00
10m
Talk
Challenges with Hardware-Software Co-design for Sparse Machine Learning on Streaming Dataflow
PLARCH 2023
Rubens Lacouture
Stanford University
,
Olivia Hsu
Stanford University
,
Kunle Olukotun
Stanford University
,
Fredrik Kjolstad
Stanford University
14:00 - 15:30
PLARCH: Session 3
PLARCH 2023
at
Magnolia 4
Chair(s):
Caroline Trippel
Stanford University
#plarch-sat-magnolia4
14:00
15m
Talk
They're the same picture: a software-verification flow adapted for hardware verification
PLARCH 2023
Andreas Lööw
Imperial College London
,
Magnus O. Myreen
Chalmers University of Technology
Pre-print
14:15
15m
Talk
Design for Hardware Memory Model Verification
PLARCH 2023
Yao Hsiao
Stanford University
,
Yasas Seneviratne
University of Virginia
,
Tommy Tracy II
University of Virginia
,
Kevin Skadron
University of Virginia
,
Caroline Trippel
Stanford University
File Attached
14:40
10m
Talk
Nerv: Probabilistic Dynamic Partial Order Reduction for Hardware
PLARCH 2023
Tianrui Wei
University of California, Berkeley
,
Shangyin Tan
University of California at Berkeley
,
Koushik Sen
University of California at Berkeley
,
Krste Asanovic
University of California Berkeley
14:50
10m
Talk
NFC:Next-generation Formal verification for high performance Caches
PLARCH 2023
Tianrui Wei
University of California, Berkeley
,
Jerry Zhao
UC Berkeley
,
Krste Asanovic
University of California Berkeley
15:00
10m
Talk
Sandia's Formal Hardware Design and Verification, Present and Future
PLARCH 2023
Noah Evans
Sandia National Laboratories
15:10
10m
Talk
Silver Oak: Hardware Software Co-Design and Co-Verification in Coq
PLARCH 2023
Ben Blaxill
Groq
,
Samuel Grütter
Massachusetts Institute of Technology
,
Jade Philipoom
Google, Germany
,
Satnam Singh
Groq
16:00 - 17:50
PLARCH: Session 4
PLARCH 2023
at
Magnolia 4
Chair(s):
Adrian Sampson
Cornell University
#plarch-sat-magnolia4
16:00
15m
Talk
Novel Numerical Hardware Design Methodology - From machine readable specification to optimized RTL
PLARCH 2023
Theo Drane
Intel Corporation, USA
,
Bill Zorn
Intel Corporation, USA
,
Samuel Coward
Imperial College London, UK / Intel Corporation
File Attached
16:15
15m
Talk
Mixed-Abstraction HDLs and A Discussion on Other Aspects of HDL Design
PLARCH 2023
Vighnesh Iyer
University of California, Berkeley
,
Borivoje Nikolic
University of California, Berkeley
File Attached
16:30
10m
Talk
New Embedded DSLs for Hardware Design and Verification
PLARCH 2023
Vighnesh Iyer
University of California, Berkeley
,
Kevin Laeufer
UC Berkeley
,
Young-Jin Park
University of California, Berkeley
,
Rohit Agarwal
University of California, Berkeley
,
Lixiang Yin
University of California, Berkeley
,
Bryan Ngo
University of California, Berkeley
,
Oliver Yu
University of California, Berkeley
,
Koushik Sen
University of California at Berkeley
,
Borivoje Nikolic
University of California, Berkeley
File Attached
16:40
10m
Talk
Fearless Hardware Design
PLARCH 2023
Rachit Nigam
Cornell University
17:00
10m
Talk
Library-based Compartmentalisation on CHERI
PLARCH 2023
Dapeng Gao
University of Cambridge
,
Robert N. M. Watson
University of Cambridge
17:10
10m
Talk
Non-Newtonian Hardware Design for Longevity
PLARCH 2023
Guy Wilks
UC Santa Barbara
,
Jonathan Balkind
UC Santa Barbara
17:20
10m
Talk
On the Generality of Matrix Multiplication
PLARCH 2023
Andrew Alex
UC Santa Barbara
,
Zachary Sisco
UC Santa Barbara
,
Jonathan Balkind
UC Santa Barbara
17:30
10m
Talk
ChatGPT, Make a Secure Malloc for me
PLARCH 2023
Jeremy Singer
University of Glasgow
,
Zheng Wang
University of Leeds, UK
Pre-print
Sun 18 Jun
Displayed time zone:
Eastern Time (US & Canada)
change
09:00 - 11:00
CTSTA: Session 1
CTSTA
at
Magnolia 4
#ctsta-sun-magnolia4
09:00
5m
Day opening
Introduction
CTSTA
Fredrik Kjolstad
Stanford University
09:05
15m
Talk
Software and Hardware for Sparse ML
CTSTA
Fredrik Kjolstad
Stanford University
09:20
15m
Talk
Integrating Data Layout into Compilers and Code Generators
CTSTA
Mary Hall
University of Utah
09:35
15m
Talk
Tackling the challenges of high-performance graph analytics at compiler level
CTSTA
Gokcen Kestor
Pacific Northwest National Laboratory
09:50
10m
Panel
Discussion
CTSTA
10:00
5m
Break
Break
Social
CTSTA
10:05
15m
Talk
Challenges and Opportunities for Sparse Compilers in LLM
CTSTA
Zihao Ye
University of Washington
10:20
15m
Talk
The Sparse Abstract Machine
CTSTA
Olivia Hsu
Stanford University
10:35
15m
Talk
TeAAL: A Declarative Framework for Modeling Sparse Tensor Accelerators
CTSTA
Nandeeka Nayak
University of Illinois at Urbana-Champaign
10:50
10m
Panel
Discussion
CTSTA
11:20 - 12:30
CTSTA: Session 2
CTSTA
at
Magnolia 4
#ctsta-sun-magnolia4
11:20
15m
Talk
Accelerating Sparse Matrix Computations with Code Specialization
CTSTA
Maryam Mehri Dehnavi
University of Toronto
11:35
15m
Talk
A General Distributed Framework for Contraction of a Sparse Tensor with a Tensor Network
CTSTA
Raghavendra Kanakagiri
University of Illinois Urbana-Champaign
11:50
15m
Talk
Automatic Differentiation for Sparse Tensors
Virtual
CTSTA
Amir Shaikhha
University of Edinburgh
12:05
15m
Talk
Compiler Support for Structured Data
CTSTA
Saman Amarasinghe
Massachusetts Institute of Technology
12:20
10m
Panel
Discussion
CTSTA
14:00 - 15:30
CTSTA: Session 3
CTSTA
at
Magnolia 4
#ctsta-sun-magnolia4
14:00
15m
Talk
Learning workload-aware cost model for sparse tensor program
CTSTA
Jaeyeon Won
Massachusetts Institute of Technology
14:15
15m
Talk
Autoscheduling for Sparse Tensor Contraction
CTSTA
Kirshanthan Sundararajah
Purdue University
14:30
10m
Panel
Discussion
CTSTA
14:40
15m
Talk
Fantastic Sparse Masks and Where to Find Them
CTSTA
Shiwei Liu
The University of Texas at Austin, Texas, USA
14:55
15m
Talk
Moving the MLIR Sparse Compilation Pipeline into Production
Virtual
CTSTA
Aart Bik
Google, Inc.
,
Peiming Liu
Google Inc
15:10
15m
Panel
Discussion
CTSTA
15:25
5m
Day closing
Closing
CTSTA
Fredrik Kjolstad
Stanford University
,
Saman Amarasinghe
Massachusetts Institute of Technology
16:00 - 17:50
CTSTA: Session 4
CTSTA
at
Magnolia 4
#ctsta-sun-magnolia4
16:00
1h50m
Poster
Poster Session and Free-Form Discussion
CTSTA
Sat 17 Jun
Displayed time zone:
Eastern Time (US & Canada)
change
Room
9:00
30
10:00
30
11:00
30
12:00
30
13:00
30
14:00
30
15:00
30
16:00
30
17:00
30
Magnolia 4
PLARCH 2023
PLARCH: Session 1
PLARCH 2023
PLARCH: Session 2
PLARCH 2023
PLARCH: Session 3
PLARCH 2023
PLARCH: Session 4
Sun 18 Jun
Displayed time zone:
Eastern Time (US & Canada)
change
Room
9:00
30
10:00
30
11:00
30
12:00
30
13:00
30
14:00
30
15:00
30
16:00
30
17:00
30
Magnolia 4
CTSTA
CTSTA: Session 1
CTSTA
CTSTA: Session 2
CTSTA
CTSTA: Session 3
CTSTA
CTSTA: Session 4
Sat 17 Jun
Displayed time zone:
Eastern Time (US & Canada)
change
Room
9:00
15
30
45
10:00
15
30
45
11:00
15
30
45
12:00
15
30
45
13:00
15
30
45
14:00
15
30
45
15:00
15
30
45
16:00
15
30
45
17:00
15
30
45
Magnolia 4
PLARCH
Goals for a modern ISA specification
09:00 - 09:15
PLARCH
Generate Compilers from Hardware Models!
09:25 - 09:40
PLARCH
Semi-Automated Translation of a Formal ISA Specification to Hardware
09:40 - 09:50
PLARCH
Leakage models are a leaky abstraction: the case for cycle-level verifi ...
10:00 - 10:15
PLARCH
Hardware-Software Codesign for Mitigating Spectre
10:15 - 10:30
PLARCH
Hardware Verification of Timing Side Channel Freedom in the Spectre Era
10:30 - 10:45
PLARCH
Tags: A Framework for Distributed Event Ordering
11:20 - 11:30
PLARCH
Stellar: A DSL to Build and Explore Sparse Accelerators
11:30 - 11:45
PLARCH
PEak: A Single Source of Truth for Hardware Design and Verification
11:45 - 12:00
PLARCH
Challenges with Hardware-Software Co-design for Sparse Machine Learning ...
12:00 - 12:10
PLARCH
They're the same picture: a software-verification flow adapted for hard ...
14:00 - 14:15
PLARCH
Design for Hardware Memory Model Verification
14:15 - 14:30
PLARCH
Nerv: Probabilistic Dynamic Partial Order Reduction for Hardware
14:40 - 14:50
PLARCH
NFC:Next-generation Formal verification for high performance Caches
14:50 - 15:00
PLARCH
Sandia's Formal Hardware Design and Verification, Present and Future
15:00 - 15:10
PLARCH
Silver Oak: Hardware Software Co-Design and Co-Verification in Coq
15:10 - 15:20
PLARCH
Novel Numerical Hardware Design Methodology - From machine readable spe ...
16:00 - 16:15
PLARCH
Mixed-Abstraction HDLs and A Discussion on Other Aspects of HDL Design
16:15 - 16:30
PLARCH
New Embedded DSLs for Hardware Design and Verification
16:30 - 16:40
PLARCH
Fearless Hardware Design
16:40 - 16:50
PLARCH
Library-based Compartmentalisation on CHERI
17:00 - 17:10
PLARCH
Non-Newtonian Hardware Design for Longevity
17:10 - 17:20
PLARCH
On the Generality of Matrix Multiplication
17:20 - 17:30
PLARCH
ChatGPT, Make a Secure Malloc for me
17:30 - 17:40
Sun 18 Jun
Displayed time zone:
Eastern Time (US & Canada)
change
Room
9:00
15
30
45
10:00
15
30
45
11:00
15
30
45
12:00
15
30
45
13:00
15
30
45
14:00
15
30
45
15:00
15
30
45
16:00
15
30
45
17:00
15
30
45
Magnolia 4
CTSTA
Introduction
09:00 - 09:05
CTSTA
Software and Hardware for Sparse ML
09:05 - 09:20
CTSTA
Integrating Data Layout into Compilers and Code Generators
09:20 - 09:35
CTSTA
Tackling the challenges of high-performance graph analytics at compiler ...
09:35 - 09:50
CTSTA
Discussion
09:50 - 10:00
CTSTA
Social
Break
10:00 - 10:05
CTSTA
Challenges and Opportunities for Sparse Compilers in LLM
10:05 - 10:20
CTSTA
The Sparse Abstract Machine
10:20 - 10:35
CTSTA
TeAAL: A Declarative Framework for Modeling Sparse Tensor Accelerators
10:35 - 10:50
CTSTA
Discussion
10:50 - 11:00
CTSTA
Accelerating Sparse Matrix Computations with Code Specialization
11:20 - 11:35
CTSTA
A General Distributed Framework for Contraction of a Sparse Tensor with ...
11:35 - 11:50
CTSTA
Virtual
Automatic Differentiation for Sparse Tensors
11:50 - 12:05
CTSTA
Compiler Support for Structured Data
12:05 - 12:20
CTSTA
Discussion
12:20 - 12:30
CTSTA
Learning workload-aware cost model for sparse tensor program
14:00 - 14:15
CTSTA
Autoscheduling for Sparse Tensor Contraction
14:15 - 14:30
CTSTA
Discussion
14:30 - 14:40
CTSTA
Fantastic Sparse Masks and Where to Find Them
14:40 - 14:55
CTSTA
Virtual
Moving the MLIR Sparse Compilation Pipeline into Production
14:55 - 15:10
CTSTA
Discussion
15:10 - 15:25
CTSTA
Closing
15:25 - 15:30
CTSTA
Poster Session and Free-Form Discussion
16:00 - 17:50
x
Thu 21 Nov 17:30