TAP 2023 Contributors

Filter

Role Type

Contributing to

Number of Roles

Country

Results (51)

A Thibaud AntignacAntignac, Thibaud CNIL (Commission nationale de l’informatique et des libertés)France Context Specification Language for Formal Verification of Consent Properties on Models and Code
Jaime AriasArias, Jaime CNRS; LIPN; Université Sorbonne Paris NordFrance Symbolic Observation Graph-Based Generation of Test Paths
Mathilde ArnaudArnaud, Mathilde Université Paris-Saclay, CEA, ListFrance Context Specification Language for Formal Verification of Consent Properties on Models and Code
B Peter BackemanBackeman, Peter Mälardalen UniversitySweden Committee Member in Program Committee within the TAP Research Papers-track
Thibaut BenjaminBenjamin, Thibaut Université Paris-Saclay, CEA, ListFrance Abstract Interpretation of Recursive Logic Definitions for Efficient Runtime Assertion Checking
Mohamed Taha BennaniBennani, Mohamed Taha Universty of Tunis El ManarTunisia Symbolic Observation Graph-Based Generation of Test Paths
Sylvain BoulméBoulmé, Sylvain Grenoble Alps University / CNRS / Grenoble INP / VERIMAGFrance Testing a Formally Verified Compiler
Einar Broch JohnsenBroch Johnsen, Einar University of Oslo Committee Member in Program Committee within the TAP Research Papers-track
C Matteo CiminiCimini, Matteo University of Massachusetts LowellUnited States Session Chair of TAP Session 6: Abstraction and Refinement (part of TAP Research Papers) Testing Languages with a Languages-as-databases Approach
Myriam ClouetClouet, Myriam Université Paris-Saclay, CEA, ListFrance Context Specification Language for Formal Verification of Consent Properties on Models and Code
D Jörg DeselDesel, Jörg Fernuniversität in HagenGermany Symbolic Observation Graph-Based Generation of Test Paths
Catherine DuboisDubois, Catherine ENSIIE Paris-Evry Session Chair of TAP Session 3: Formal Models (part of TAP Research Papers)
E Daniel EngelEngel, Daniel Open University Of The NetherlandsNetherlands BIRD: A Binary Intermediate Representation for formally verified Decompilation of x86-64 binaries
Eduard Paul EnoiuEnoiu, Eduard Paul Mälardalen UniversitySweden Committee Member in Program Committee within the TAP Research Papers-track
F Maribel FernandezFernandez, Maribel King's College LondonUnited Kingdom Session Chair of STAF Keynote / ICGT Session 1 (part of STAF Keynotes)
Carlo A. FuriaFuria, Carlo A. Università della Svizzera italiana (USI)Switzerland Committee Member in Program Committee within the TAP Research Papers-track
G Martin GogollaGogolla, Martin Database Systems Group, University of BremenGermany Proving Properties of Operation Contracts with Test Scenarios
Léo GourdinGourdin, Léo Université Grenoble Alpes, VerimagFrance Testing a Formally Verified Compiler
Dilian GurovGurov, Dilian KTH Royal Institute of TechnologySweden Committee Member in Program Committee within the TAP Research Papers-track
H Lars HamannHamann, Lars HAW HamburgGermany Proving Properties of Operation Contracts with Test Scenarios
Leo HatvaniHatvani, Leo Mälardalen UniversitySweden Web Chair in Web Chair within the TAP Research Papers-track
Falk HowarHowar, Falk TU Dortmund UniversityGermany Committee Member in Program Committee within the TAP Research Papers-track
Marieke HuismanHuisman, Marieke University of TwenteNetherlands Committee Member in Program Committee within the TAP Research Papers-track
Aurélie HuraultHurault, Aurélie IRIT - ENSEEIHTFrance Certified Logic-Based Explainable AI -- The Case of Monotonic Classifiers
Reiner HähnleHähnle, Reiner Technical University of DarmstadtGermany Committee Member in Program Committee within the TAP Research Papers-track
K Joost-Pieter KatoenKatoen, Joost-Pieter RWTH Aachen UniversityGermany Committee Member in Program Committee within the TAP Research Papers-track
Kais KlaiKlai, Kais Universit Paris 13France Symbolic Observation Graph-Based Generation of Test Paths
Konstantin KorovinKorovin, Konstantin University of Manchester Committee Member in Program Committee within the TAP Research Papers-track
Laura KovacsKovacs, Laura Vienna University of Technology (TU Wien)Austria Committee Member in Program Committee within the TAP Research Papers-track
L Olivier LebeltelLebeltel, Olivier Université Grenoble Alpes, CNRS, VerimagFrance Testing a Formally Verified Compiler
Florian LorberLorber, Florian Aalborg UniversityDenmark Committee Member in Program Committee within the TAP Research Papers-track
M Joao Marques-SilvaMarques-Silva, Joao IRIT, CNRS, ToulouseFrance Certified Logic-Based Explainable AI -- The Case of Monotonic Classifiers
Stefan MitschMitsch, Stefan Carnegie Mellon University, USAUnited States Slow Down, Move Over: A Case Study in Formal Verification, Refinement, and Testing of the Responsibility-Sensitive Safety Model for Self-Driving Cars
David MonniauxMonniaux, David CNRS/VERIMAGFrance Testing a Formally Verified Compiler
N Nico NausNaus, Nico Virginia TechUnited States Session Chair of TAP Session 4: Model-based test generation (part of TAP Research Papers) Low-level Reachability Analysis based on Formal Logic
Brian NielsenNielsen, Brian Aalborg University, Denmark Committee Member in Program Committee within the TAP Research Papers-track
Jakob NordströmNordström, Jakob University of Copenhagen and Lund University Committee Member in Program Committee within the TAP Research Papers-track
O Hanen OchiOchi, Hanen EFREIFrance Symbolic Observation Graph-Based Generation of Test Paths
P Patrizio PelliccionePelliccione, Patrizio Gran Sasso Science Institute, L'Aquila, ItalyItaly Committee Member in Program Committee within the TAP Research Papers-track
Luigia PetrePetre, Luigia Åbo Akademi University Committee Member in Program Committee within the TAP Research Papers-track
Virgile PrevostoPrevosto, Virgile CEA Tech ListFrance Session Chair of TAP Session 5: Keynote (part of TAP Research Papers) TAP Conference Opening PC Chair in Program Committee Chairs within the TAP Research Papers-track
R Binoy RavindranRavindran, Binoy Virginia TechUnited States Low-level Reachability Analysis based on Formal Logic BIRD: A Binary Intermediate Representation for formally verified Decompilation of x86-64 binaries
S Marc SchooldermanSchoolderman, Marc Radboud University NijmegenNetherlands Low-level Reachability Analysis based on Formal Logic
Cristina SeceleanuSeceleanu, Cristina Mälardalen UniversitySweden Session Chair of STAF Keynote / TAP Session 1 (part of STAF Keynotes) TAP Conference Opening PC Chair in Program Committee Chairs within the TAP Research Papers-track
Julien SignolesSignoles, Julien Université Paris-Saclay, CEA, ListFrance Session Chair of TAP Session 2: Low-level code verification (part of TAP Research Papers) Context Specification Language for Formal Verification of Consent Properties on Models and Code Abstract Interpretation of Recursive Logic Definitions for Efficient Runtime Assertion Checking
Megan StraussStrauss, Megan Carnegie Mellon UniversityUnited States Slow Down, Move Over: A Case Study in Formal Verification, Refinement, and Testing of the Responsibility-Sensitive Safety Model for Self-Driving Cars
T Sahar TahviliTahvili, Sahar Ericsson ABSweden Committee Member in Program Committee within the TAP Research Papers-track
V Freek VerbeekVerbeek, Freek Open University of the Netherlands, The NetherlandsNetherlands Low-level Reachability Analysis based on Formal Logic BIRD: A Binary Intermediate Representation for formally verified Decompilation of x86-64 binaries
W Neil WalkinshawWalkinshaw, Neil University of SheffieldUnited Kingdom Committee Member in Program Committee within the TAP Research Papers-track
Heike WehrheimWehrheim, Heike University of Oldenburg Committee Member in Program Committee within the TAP Research Papers-track
Z Steffen ZschalerZschaler, Steffen King's College LondonUnited Kingdom Session Chair of STAF Keynote / ECMFA Session 5 (part of STAF Keynotes)

TAP 2023 Contributors

Results (51)

Tracks

STAF 2023