Write a Blog >>
LCTES 2017
Wed 21 - Thu 22 June 2017 Barcelona, Spain
co-located with PLDI 2017

Welcome to the 18th Annual ACM SIGPLAN / SIGBED 2017 Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES 2017).

LCTES provides a link between the programming languages and embedded systems engineering communities. Researchers and developers in these areas are addressing many similar problems, but with different backgrounds and approaches. LCTES is intended to expose researchers and developers from either area to relevant work and interesting problems in the other area and provide a forum where they can interact.

Best Paper Award:

Towards Memory-Efficient Processing-in-Memory Architecture for Convolutional Neural Networks
Yi Wang, Mingxu Zhang, Jing Yang

Supporters:

Dates
You're viewing the program in a time zone which is different from your device's time zone - change time zone

Wed 21 Jun

Displayed time zone: Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna change

09:00 - 09:15
09:00
15m
Day opening
Opening
LCTES 2017

09:15 - 10:15
Keynote 1LCTES 2017 at Vertex WS208
Chair(s): Zili Shao The Hong Kong Polytechnic University
09:15
60m
Talk
Static Analysis for Improving Software Performance, Safety and Security
LCTES 2017
Jingling Xue UNSW Australia
10:50 - 12:30
Session 1: Compiler Optimization for Embedded SystemsLCTES 2017 at Vertex WS208
Chair(s): Yi Wang Shenzhen University
10:50
25m
Talk
AOT Vs. JIT: Impact of Profile Data on Code Quality
LCTES 2017
April W. Wade University of Kansas, Prasad Kulkarni University of Kansas, Michael Jantz University of Tennessee
11:15
25m
Talk
Adaptive Optimization for OpenCL Programs on Embedded Heterogeneous Systems
LCTES 2017
Ben Taylor Lancaster University, UK, Vicent Sanz Marco Lancaster University, Zheng Wang Lancaster University
11:40
25m
Talk
Auto-Vectorization for Image Processing DSLs
LCTES 2017
Oliver Reiche Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Christof Kobylko , Frank Hannig Friedrich-Alexander University Erlangen-Nürnberg (FAU), Jürgen Teich
12:05
25m
Talk
Dynamic Translation of Structured Loads/Stores and Register Mapping for Architectures with SIMD Extensions
LCTES 2017
Sheng-Yu Fu , Ding-Yong Hong Institute of Information Science, Academia Sinica, Ping Yu Department of Computer Science and Information Engineering, National Taiwan University, Jan-Jan Wu Institute of Information Science, Academia Sinica, Wei-Chung Hsu Dept. Computer Science & Information Engineering, National Taiwan University
15:30 - 17:10
Session 2: Abstraction, Modelling and Scheduling for IoT and Embedded SystemsLCTES 2017 at Vertex WS208
Chair(s): Bernhard Scholz University of Sydney, Australia
15:30
25m
Talk
Optimal Functional Unit Assignment and Voltage Selection for Pipelined MPSoC with Guaranteed Probability on Time Performance
LCTES 2017
Weiwen Jiang Chongqing University, Edwin Sha Chongqing University, Qingfeng Zhuge Chongqing University, China, Hailiang Dong Chongqing University, Xianzhang Chen Chongqing University
15:55
25m
Talk
Integrated IoT Programming with Selective Abstraction
LCTES 2017
Gyeongmin Lee POSTECH, Seonyeong Heo POSTECH, Bongjun Kim POSTECH, Jong Kim POSTECH, Hanjun Kim POSTECH
16:20
25m
Talk
Efficient SMT-based LTL Model Checking of Clock Constraint Specification Language for Real-Time and Embedded Systems
LCTES 2017
Min Zhang East China Normal University, Yunhui Ying
16:45
25m
Talk
Integrating Task Scheduling and Cache Locking for Multicore Real-time Embedded Systems
LCTES 2017
Wenguang Zheng , Hui Wu University of New South Wales, Australia, Chuanyao Nie The University of New South Wales

Thu 22 Jun

Displayed time zone: Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna change

09:00 - 10:00
Keynote 2LCTES 2017 at Vertex WS208
Chair(s): Vijay Nagarajan University of Edinburgh, UK
09:00
60m
Talk
Design versus Performance: From Giotto via the Embedded Machine to Selfie
LCTES 2017
Christoph Kirsch University of Salzburg
File Attached
10:30 - 12:10
Session 3: Non-Volatile Memory/Processor and RTOSLCTES 2017 at Vertex WS208
Chair(s): Hanjun Kim POSTECH
10:30
25m
Talk
Towards Memory-Efficient Processing-in-Memory Architecture for Convolutional Neural Networks
LCTES 2017
Yi Wang Shenzhen University, Mingxu Zhang Shenzhen University, Jing Yang Harbin Institute of Technology
10:55
25m
Talk
Unified nvTCAM and sTCAM Architecture for Improving Packet Matching Performance
LCTES 2017
Xianzhong Ding Shandong University, Zhiyong Zhang Shandong University, Zhiping Jia Shandong University, Lei Ju Shandong University, Mengying Zhao Shandong University, Huawei Huang The University of Aizu
11:20
25m
Talk
A Lightweight Progress Maximization Scheduler for Non-Volatile Processor Under Unstable Energy Harvesting
LCTES 2017
Chen Pan , Mimi Xie Oklahoma State University, Yongpan Liu Tsinghua University, Yanzhi Wang Syracuse University, Jason Xue City University of Hong Kong, China, Yiran Chen University of Pittsburgh, Jingtong Hu Oklahoma State University
11:45
25m
Talk
OSEK-V: Application-Specific RTOS Instantiation in Hardware
LCTES 2017
Christian Dietrich , Daniel Lohmann Friedrich-Alexander-Universität, Germany

Not scheduled yet

Not scheduled yet
Other
[Poster] Understanding the Performance of Dynamic Binary Modification on ARM Using MAMBO
LCTES 2017
Cosmin Gorgovan University of Manchester, Amanieu d'Antras University of Manchester, Mikel Luján University of Manchester
Not scheduled yet
Other
[Poster] Benchmarking OpenMP for Real-Time Scheduling: From Modeling to Applications
LCTES 2017
Sun Jinghao , Nan Guan Hong Kong Polytechnic University, China, Yang Wang Northeastern University, Yang Wang University of New Brunswick, Mingsong Lv Northeastern University, Wang Yi Uppsala University, Sweden
Not scheduled yet
Other
[Poster] Checkpointing-aware Loop Tiling for Energy Harvesting Powered Non-Volatile Processors
LCTES 2017
Fuyang Li Department of Computer Science, City University of Hong Kong, Hong Kong, Keni Qiu Capital Normal University, Beijing, China, Qingan Li State Key Laboratory of Software Engineering, Wuhan University, China, Mengying Zhao Shandong University, Jingtong Hu Oklahoma State University, Yongpan Liu Tsinghua University, Jason Xue City University of Hong Kong, China

Registration

Registration is now open! Register on or before May 26, 2017 for early rates!

Please visit https://regmaster4.com/2017conf/BARC17/register.php to register with:
A) LCTES option 
(or)
B) Any option that covers the LCTES days you want to attend. In case you go for this option, please remember to select LCTES as the primary event in pages 2 and 3 of the registration form. Some examples of this are: (i) PLDI 6 days (ii) ECOOP 3 days (iii) PLDI 3 days + Thursday (iv) DEBS 3 days and so on…


Students needing travel support may want to consider the following options:

Call for Papers

Embedded system design faces many challenges both with respect to functional requirements and nonfunctional requirements, many of which are conflicting. They are found in areas such as design and developer productivity, verification, validation, maintainability, and meeting performance goals and resource constraints. Novel design-time and run-time approaches are needed to meet the demand of emerging applications and to exploit new hardware paradigms, and in particular to scale up to multicores (including GPUs and FPGAs) and distributed systems built from multicores.

LCTES 2017 will take place at the premises of the Universitat Politècnica de Catalunya (UPC), located in the south of Barcelona, close to the airport and to the city centre.

LCTES 2017 solicits papers presenting original work on programming languages, compilers, tools, theory, and architectures that help in overcoming these challenges. Research papers on innovative techniques are welcome, as well as experience papers on insights obtained by experimenting with real-world systems and applications.

Papers are solicited on, but not limited to, the following topics in embedded systems:

  • Programming language challenges, including:
    • Domain-specific languages
    • Features to exploit multicore, reconfigurable, and other emerging architectures
    • Features for distributed, adaptive, and real-time control embedded systems
    • Language capabilities for specification, composition, and construction of embedded systems
    • Language features and techniques to enhance reliability, verifiability, and security
    • Virtual machines, concurrency, inter-processor synchronization, and memory management
  • Compiler challenges, including:
    • Interaction between embedded architectures, operating systems, and compilers
    • Interpreters, binary translation, just-in- time compilation, and split compilation
    • Support for enhanced programmer productivity
    • Support for enhanced debugging, profiling, and exception/interrupt handling
    • Optimization for low power/energy, code and data size, and best-effort and real-time performance
    • Parameterized and structural compiler design space exploration and auto-tuning
  • Tools for analysis, specification, design, and implementation, including:
    • Hardware, system software, application software, and their interfaces
    • Distributed real-time control, media players, and reconfigurable architectures
    • System integration and testing
    • Performance estimation, monitoring, and tuning
    • Run-time system support for embedded systems
    • Design space exploration tools
    • Support for system security and system-level reliability
    • Approaches for cross-layer system optimization
  • Theory and foundations of embedded systems, including:
    • Predictability of resource behaviour: energy, space, time
    • Validation and verification, in particular of concurrent and distributed systems
    • Formal foundations of model-based design as basis for code generation, analysis, and verification
    • Mathematical foundations for embedded systems
    • Models of computations for embedded applications
  • Novel embedded architectures, including:
    • Design and implementation of novel architectures
    • Workload analysis and performance evaluation
    • Architecture support for new language features, virtualization, compiler techniques, debugging tools
    • Architectural features to improve power/energy, code/data size, and predictability
  • Mobile systems and IoT, including:
    • Operating systems for mobile and IoT devices
    • Compiler and software tools for mobile and IoT systems
    • Energy management for mobile and IoT devices
    • Memory and IO techniques for mobile and IoT devices
  • Empirical studies and their reproduction, and confirmation

All accepted papers will appear in the published proceedings. We expect to make a best paper award.

Important Dates:

Paper submission: 20 February 2017 (11:59 PM EST)
Author notification: 31 March 2017
Final version: 15 April 2017 (tentative)

Submission

Formatting Guidelines:
Submissions must be in ACM proceedings format, 9-point type, and may not exceed 10 pages (all inclusive). Word and LaTeX templates for this format are available on the ACM website. Submissions must be in PDF, printable on US Letter and A4 sized paper. To enable double-blind reviewing, submissions must adhere to two rules:

  • author names and their affiliations must be omitted; and,
  • references to related work by the authors should be in the third person (e.g., not "We build on our previous work ..." but rather "We build on the work of ...").

However, nothing should be done in the name of anonymity that weakens the submission or makes the job of reviewing the paper more difficult (e.g., important background references should not be omitted or anonymized). Papers must describe unpublished work that is not currently submitted for publication elsewhere as discussed here. Authors of accepted papers will be required to sign an ACM copyright release.

The submission site is: https://lctes17.hotcrp.com

Accepted Papers/Posters

Title
A Lightweight Progress Maximization Scheduler for Non-Volatile Processor Under Unstable Energy Harvesting
LCTES 2017
AOT Vs. JIT: Impact of Profile Data on Code Quality
LCTES 2017
Adaptive Optimization for OpenCL Programs on Embedded Heterogeneous Systems
LCTES 2017
Auto-Vectorization for Image Processing DSLs
LCTES 2017
Dynamic Translation of Structured Loads/Stores and Register Mapping for Architectures with SIMD Extensions
LCTES 2017
Efficient SMT-based LTL Model Checking of Clock Constraint Specification Language for Real-Time and Embedded Systems
LCTES 2017
Integrated IoT Programming with Selective Abstraction
LCTES 2017
Integrating Task Scheduling and Cache Locking for Multicore Real-time Embedded Systems
LCTES 2017
OSEK-V: Application-Specific RTOS Instantiation in Hardware
LCTES 2017
Optimal Functional Unit Assignment and Voltage Selection for Pipelined MPSoC with Guaranteed Probability on Time Performance
LCTES 2017
Towards Memory-Efficient Processing-in-Memory Architecture for Convolutional Neural Networks
LCTES 2017
Unified nvTCAM and sTCAM Architecture for Improving Packet Matching Performance
LCTES 2017
[Poster] Benchmarking OpenMP for Real-Time Scheduling: From Modeling to Applications
LCTES 2017
[Poster] Checkpointing-aware Loop Tiling for Energy Harvesting Powered Non-Volatile Processors
LCTES 2017
[Poster] Understanding the Performance of Dynamic Binary Modification on ARM Using MAMBO
LCTES 2017

ACM can provide visa support letters to confirmed participants. For Visa support letters, please send all requests to the Office of SIG Services supportletters@acm.org with the following information:

  • Your name as it appears on your passport
  • Current postal mailing address
  • The name of the conference you wish to attend
  • Your registration confirmation number
  • If you have any papers accepted for the conference, please provide the title and indicate whether you are the ‘sole author’ or a ‘co- author’

Please note visa support letters are issued via email by PDF and the original is mailed to your current postal address.

Alternatively, this is the link for Visa Support Letters :

http://www.acm.org/sigs/volunteer_resources/conference_manual/visas